Page MenuHomePhabricator

Fix invalid use a memory order relaxed
ClosedPublic

Authored by deadalnix on Apr 2 2020, 23:07.

Details

Summary

It is self evident that these operation need to have a global order, or two thread may end up allocating the same id. Thankfully, the x86 memory model ensures that it won't happen, but I wouldn't bet as much on various flavour of ARM or other RISC CPUs.

Test Plan

Read carefully, I guess...

Diff Detail

Repository
rABC Bitcoin ABC
Lint
Lint Not Applicable
Unit
Tests Not Applicable